Design of digital FIR Filter using SPST based multipliers by K, Chandrashekar
                                  
     Design of Digital FIR Filter using       
              SPST based Multipliers 
 
     
                  A THESIS SUBMITTED IN PARTIAL FULFILLMENT 
                    OF THE REQUIREMENTS FOR THE DEGREE OF 
 
                    
                                       Master of Technology 
 
                                                                In 
 
                       VLSI DESIGN and EMBEDDED SYSTEM 
 
                                                                By 
 
                                     CHANDRASHEKAR.K 




                              
  
                       Department of Electronics & Communication Engineering 
                                              National Institute of Technology 
                                                             Rourkela 
                                                               2008 
 
     Design of Digital FIR Filter using       
              SPST based Multipliers 
 
     
                  A THESIS SUBMITTED IN PARTIAL FULFILLMENT 
                    OF THE REQUIREMENTS FOR THE DEGREE OF 
 
                    
                                       Master of Technology 
 
                                                                In 
 
                       VLSI DESIGN and EMBEDDED SYSTEM 
 
                                                                By 
 
                                     CHANDRASHEKAR.K 
                                          Roll No : 20607010 
 
                                                  Under the Guidance of 
                                  
                                  Prof.K.K.MAHAPATRA 
 
                                                
 
                       Department of Electronics & Communication Engineering 
                                              National Institute of Technology 
                                                             Rourkela 
                                                               2008 
                                                                                I 
 
                                          CONTENTS 
 
 
Acknowledgement                 V 
Abstract                    VI  
List of Figures                   VII 
List of Tables                     IX 
List of Windows                                                                                                      X 
 
1. INTRODUCTION        1 
1.1 Motivation         2 
1.2 Outline           3 
 
2. FUNDAMENTALS OF LOW POWER DESIGN                                     
2.1 Design Flow         5 
2.2 CMOS Component Model                   7 
2.2.1 Dynamic power dissipation       8       
2.2.2 Static Power Dissipation      12 
2.3 Basic Principles of Low Power Design       12 
2.3.1 Reduce Voltage and Frequency      13 
2.3.2 Reduce capacitance       14 
       2.3.3 Reduce Leakage and Static Currents     14 
 
3. ADDERS 
 3.1. Introduction to the adder basics       16 
 3.1.1 Half adder        16 
 3.1.2 Full adder        17 
 3.1.3 Multiple bit adders       19 
3.2 A low power SPST adder        20 
 3.2.1 Spurious power suppression technique (SPST)   22 
3.3 Conclusion for adder        31 
                                                           III 
 4. MULTIPLIERS 
 I. Multiplier background        33 
 4.1 Basic Multiplier         33 
 4.1.1 Basic binary multiplier       33 
 4.1.2 Partial product generation      34 
 4.2 Introduction to tree structured multiplier      35 
 4.3 Speeding up of multiplication       36 
 4.3.1 Sequential multiplier       36 
 4.3.2 Parallel multiplier       37 
 4.4 Booth’s multiplier        37 
II. Low power multipliers       40 
 4.5 Pipelined modified booth multiplication      40 
 4.5.1 Problems in computing 2’s complement number   41 
 4.5.2 Modified booth pipelined multiplication    42 
 4.6 Low power multiplier with the SPST technique     47 
 4.6.1 Applying the SPST on the modified booth encoder   47 
 4.6.2 applying the SPST on the compression tree    49 
 4.7 Problems in SPST based multipliers      50 
 4.8 Proposed multiplier with SPST adders      52 
 
5. FIR FILTER 
5.1 Introduction to Digital Filters       54 
 5.1.1 Analog and Digital Filters      54 
 5.1.2 Advantages of using Digital Filters     55 
5.2 Design of Digital FIR filter       57 
5.3 Convolution representation of Digital FIR filter     58 
5.4 Conclusion         61 
 
    REFERENCES         62 
                                                               IV 
                                          Acknowledgement 
 
         I would like to express my gratitude to my major Prof. K. K. Mahapatra for his  
guidance, advice and constant support throughout my thesis work. I would like to thank 
him for being my advisor here at National Institute of Technology (Deemed University).    
 
         Next, I want to express my respects to Prof. G.S.Rath, Prof. G. Panda, Prof. S.K. 
Patra and Dr. S. Meher for teaching me and also helping me how to learn. They have 
been great sources of inspiration to me and I thank them from the bottom of my heart.  
 
         I would like to thank all faculty members and staff of the Department of Electronics 
and Communication Engineering, N.I.T. Rourkela for their generous help in various ways 
for the completion of this thesis. 
 
         I would also like to mention the names of Jithendra sir,sudheer,vijay, 
leslin,sonali and sakshi for helping me a lot during the thesis period. 
 
         I would like to thank all my friends and especially my classmates for all the  
thoughtful and mind stimulating discussions we had, which prompted us to think beyond 
the obvious. I’ve enjoyed their companionship so much during my stay at NIT, Rourkela. 
 
          I am especially indebted to my parents for their love, sacrifice, and support. They 
are my first teachers after I came to this world and have set great examples for me about 
how to live, study, and work. 
 
                                                                                              CHANDRASHEKAR.K 
                                                                                                   Roll No: 20607010 





                                                                 V 
                                          ABSTRACT    
                         
              Multiplication and addition are the most basic operations in all DSP applications. 
We are going for a low power implementation of these basic operations, as the power has 
a huge impact on the life of battery, as well as on the system life time. This paper 
provides the experience of applying an advanced version of former spurious power 
suppression technique(SPST) on multipliers for high speed and low power purposes. For 
this first we are applying  this SPST technique on adder. Later we use SPST based adder 
on both modified booth decoder and the compression tree of multipliers to enlarge the 
power reduction. The simulation results show  that  the SPST implementation with AND 
gates own extremely high flexibility on adjusting the data asserting time which not only 
facilitates  the robustness of  SPST but also leads speed improvement  as  well as 
dissipating very lesser power by gaining 40% power reduction. 
                      
                      For the application point of view i have designed a 12-tap,16 bit signed 
digital FIR Filter in which i have used SPST based adder and multiplier components to 
decrease the power as well as to increase the speed. 
  
                      Simulation results show that the FIR filter with SPST based multipliers is 
owning approximately 35% power reduction and 15% speed improvement compared to a 
FIR filter with tree multipliers. 
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